

Product Description

The SP4308 is a high linearity, 5-bit RF Digital Step Attenuator (DSA) covering 31 dB attenuation range in 1dB steps, and is pin compatible with the SP430x series. This 75-ohm RF DSA provides both parallel (latched or direct mode) and serial CMOS control interface, operates on a single 3-volt supply and maintains high attenuation accuracy over frequency and temperature. It also has a unique control interface that allows the user to select an initial attenuation state at power-up. The SP4308 exhibits very low insertion loss and low power consumption. This functionality is delivered in a 4x4 mm QFN footprint.

The SP4308 is manufactured on SIPAT's CMOS process, a patented variation of silicon-on-insulator (SOI) technology on a sapphire substrate, offering the performance of GaAs with the economy and integration of conventional CMOS.

Figure 1. Functional Schematic Diagram




Table 1. Electrical Specifications @ +25°C, V_{DD} = 3.0 V

Parameter	Test Conditions	Frequency	Minimum	Typical	Maximum	Units
Operation Frequency			DC		2000	MHz
Insertion Loss ²		DC ≤ 1.2 GHz	-	1.4	1.95	dB
Attenuation Accuracy	Any Bit or Bit Combination	DC ≤ 1.2 GHz	-	-	±(0.2 + 4% of atten setting) Not to Exceed +0.4 dB	dB dB
1 dB Compression3,4		1 MHz ≤ 1.2 GHz	30	34	-	dBm
Input IP3 ^{1,2,4}	Two-tone inputs up to +18 dBm	1 MHz ≤ 1.2 GHz	-	52	-	dBm
Return Loss		DC ≤ 1.2 GHz	10	13	-	dB
Switching Speed	50% control to 0.5 dB of final value		-	-	1	μs

Notes: 1. Device Linearity will begin to degrade below 1 MHz

- 2. See figures on Pages 4 to 6 for data across frequency.
- 3. Note Absolute Maximum in Table 3.
- 4. Measured in a 50 Ω system.

Product Specification SP4308

75 Ω RF Digital Attenuator 5-bit, 31 dB, DC – 4.0 GHz

Features

- Attenuation: 1 dB steps to 31 dB
- Flexible parallel and serial programming interfaces
- · Latched or direct mode
- Unique power-up state selection
- Positive CMOS control logic
- High attenuation accuracy and linearity over temperature and frequency
- Very low power consumption
- Single-supply operation
- 75 Ω impedance
- Pin compatible with SP430x series
- Packaged in a 20 Lead 4x4 mm QFN

Figure 2. Package Type 20 Lead 4x4 mm QFN






Figure 14. Pin Configuration (Top View)




Table 2. Pin Descriptions

Pin No.	Pin Name	Description	
1	C16	Attenuation control bit, 16dB (Note 4).	
2	RF1	RF port (Note 1).	
3	Data	Serial interface data input (Note 4).	
4	Clock	Serial interface clock input.	
5	LE	Latch Enable input (Note 2).	
6	V_{DD}	Power supply pin.	
7	PUP1	Power-up selection bit.	
8	PUP2	Power-up selection bit.	
9	V_{DD}	Power supply pin.	
10	GND	Ground connection.	
11	GND	Ground connection.	
12	V _{ss} /GND	Negative supply voltage or GND connection (Note 3)	
13	P/S	Parallel/Serial mode select.	
14	RF2	RF port (Note 1).	
15	C8	Attenuation control bit, 8 dB.	
16	C4	Attenuation control bit, 4 dB.	
17	C2	Attenuation control bit, 2 dB.	
18	GND	Ground connection.	
19	C1	Attenuation control bit, 1 dB.	
20	N/C	No connect	
Paddle	GND	Ground for proper operation	

Notes: 1: Both RF ports must be held at 0 V_{DC} or DC blocked with an external series capacitor.

- 2: Latch Enable (LE) has an internal 100 k Ω resistor to V_{DD} .
- Connect pin 12 to GND to enable internal negative voltage generator. Connect pin 12 to V_{ss} (-V_{DD}) to bypass and disable internal negative voltage generator.
- 4. Place a 10 k Ω resistor in series, as close to pin as possible to avoid frequency resonance. See "Resistor on Pin 1 & 3" paragraph

Table 3. Absolute Maximum Ratings

Symbol	Parameter/Conditions	Min	Max	Units
V_{DD}	Power supply voltage	-0.3	4.0	V
Vı	Voltage on any input	-0.3	V _{DD} + 0.3	V
T _{ST}	Storage temperature range	-65	150	°C
P _{IN}	Input power (50Ω)		+30	dBm
V _{ESD}	ESD voltage (Human Body Model)		500	V

Table 4. Operating Ranges

Parameter	Min	Тур	Max	Units
V _{DD} Power Supply Voltage	2.7	3.0	3.3	V
I _{DD} Power Supply Current			100	μΑ
Digital Input High	0.7xV _{DD}			V
Digital Input Low			$0.3xV_{DD}$	V
Digital Input Leakage			1	μΑ
Input Power			+24	dBm
Temperature range	-40		85	°C

Exposed Solder Pad Connection

The exposed solder pad on the bottom of the package must be grounded for proper device operation.

Electrostatic Discharge (ESD) Precautions

When handling this CMOS device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the rate specified in Table 3.

Latch-Up Avoidance

Unlike conventional CMOS devices, CMOS devices are immune to latch-up.

Switching Frequency

The PE4308 has a maximum 25 kHz switching rate.

Resistor on Pin 1 & 3

A 10 k Ω resistor on the inputs to Pin 1 & 3 (see Figure 5) will eliminate package resonance between the RF input pin and the two digital inputs. Specified attenuation error versus frequency performance is



Evaluation Kit

The Digital Attenuator Evaluation Kit was designed to ease customer evaluation of the SP4308 DSA.

J9 is used in conjunction with the supplied DC cable to supply V_{DD} , GND, and $-V_{DD}$. If use of the internal negative voltage generator is desired, then connect $-V_{DD}$ (black banana plug) to ground. If an external $-V_{DD}$ is desired, then apply -3 V.

J1 should be connected to the LPT1 port of a PC with the supplied control cable. The evaluation software is written to operate the DSA in serial mode, so switch 7 (P/S) on the DIP switch SW1 should be ON with all other switches off. Using the software, enable or disable each attenuation setting to the desired combined attenuation. The software automatically programs the DSA each time an attenuation state is enabled or disabled. Note: Jumper J6 supplies power to the evaluation board support circuits.

To evaluate the power up options, first disconnect the control cable from the evaluation board. The control cable must be removed to prevent the PC port from biasing the control pins.

During power up with P/S=1 high and LE=1, the default power-up signal attenuation is set to the value present on the five control bits on the five parallel data inputs (C1 to C16). This allows any one of the 32 attenuation settings to be specified as the power-up state.

During power up with P/S=0 high and LE=0, the control bits are automatically set to one of four possible values presented through the PUP interface. These four values are selected by the two power-up control bits, PUP1 and PUP2, as shown in the Table 6.

Figure 4. Evaluation Board Layout




Figure 5. Evaluation Board Schematic Peregrine Specification 102/0142

Pin 20 is open and can be connected to any bias.


| Compared to any bias | Compared to any



Typical Performance Data (25°C, V_{DD} = 3.0 V unless otherwise noted)

Figure 6. Insertion Loss (Zo=75 ohms)

Figure 7. Attenuation at Major steps







Figure 8. Input Return Loss at Major Attenuation Steps (Zo=75 ohms)

0 -10 Input Retum Loss (dB) -20 8dB -30 16dB 31dB -40 -50 0 500 1000 1500 2000 RF Frequency (MHz)

Figure 9. Output Return Loss at Major Attenuation Steps (Zo=75 ohms)





Typical Performance Data (25°C, $V_{DD} = 3.0 \text{ V}$ unless otherwise noted)

Figure 10. Attenuation Error Vs. Frequency

0.5 2dB 2dB 16dB 16dB 1.5 1.5 2 2 0 500 1000 1500 2000 RF Frequency (MHz)

Figure 11. Attenuation Error Vs. Attenuation Setting




Figure 12. Attenuation Error Vs. Attenuation Setting





Figure 13. Attenuation Error Vs. Attenuation Setting




Note: Positive attenuation error indicates higher attenuation than target value



Typical Performance Data (25°C, V_{DD} = 3.0 V unless otherwise noted)

Figure 14. Attenuation Error vs. Attenuation Setting

Figure 15. Input 1 dB Compression (Zo=50 ohms)







Figure 16. Input IP3 (Zo=50 ohms)



Note: Positive attenuation error indicates higher attenuation than target value



Programming Options

Parallel/Serial Selection

Either a parallel or serial interface can be used to control the SP4308. The P/S bit provides this selection, with P/S=LOW selecting the parallel interface and P/S=HIGH selecting the serial interface.

Parallel Mode Interface

The parallel interface consists of five CMOScompatible control lines that select the desired attenuation state, as shown in Table 5.

The parallel interface timing requirements are defined by Figure 19 (Parallel Interface Timing Diagram), Table 9 (Parallel Interface AC Characteristics), and switching speed (Table 1).

For *latched* parallel programming the Latch Enable (LE) should be held LOW while changing attenuation state control values, then pulse LE HIGH to LOW (per Figure 19) to latch new attenuation state into device.

For *direct* parallel programming, the Latch Enable (LE) line should be pulled HIGH. Changing attenuation state control values will change device state to new attenuation. Direct Mode is ideal for manual control of the device (using hardwire, switches, or jumpers).

Table 5. Truth Table

P/S	C16	C8	C4	C2	C1	Attenuation State
0	0	0	0	0	0	Reference Loss
0	0	0	0	0	1	1 dB
0	0	0	0	1	0	2 dB
0	0	0	1	0	0	4 dB
0	0	1	0	0	0	8 dB
0	1	0	0	0	0	16 dB
0	1	1	1	1	1	31 dB

Note: Not all 32 possible combinations of C1-C16 are shown.

Serial Interface

The PE4308's serial interface is a 6-bit serial-in, parallel-out shift register buffered by a transparent latch. The latch is controlled by three CMOS-compatible signals: Data, Clock, and Latch Enable (LE). The Data and Clock inputs allow data to be

serially entered into the shift register, a process that is independent of the state of the LE input.

The LE input controls the latch. When LE is HIGH, the latch is transparent and the contents of the serial shift register control the attenuator. When LE is brought LOW, data in the shift register is latched.

The shift register should be loaded while LE is held LOW to prevent the attenuator value from changing as data is entered. The LE input should then be toggled HIGH and brought LOW again, latching the new data. The stop bit (B0) of the data should always be low to prevent an unknown state in the device. The timing for this operation is defined by Figure 17 (Serial Interface Timing Diagram) and Table 8 (Serial Interface AC Characteristics).

Power-up Control Settings

The SP4308 always assumes a specifiable attenuation setting on power-up. This feature exists for both the Serial and Parallel modes of operation, and allows a known attenuation state to be established before an initial serial or parallel control word is provided.

When the attenuator powers up in Serial mode (P/S=1), the five control bits and a stop bit are set to whatever data is present on the five parallel data inputs (C1 to C16). This allows any one of the 32 attenuation settings to be specified as the power-up state

When the attenuator powers up in Parallel mode (P/S=0) with LE=0, the control bits are automatically set to one of four possible values. These four values are selected by the two power-up control bits, PUP1 and PUP2, as shown in Table 6 (Power-Up Truth Table, Parallel Mode).

Table 6. Power-Up Truth Table, Parallel Interface Mode

P/S	LE	PUP2	PUP1	Attenuation State	
0	0	0	0	Reference Loss	
0	0	0	1	8 dB	
0	0	1	0	16 dB	
0	0	1	1	31 dB	
0	1	Х	Х	Defined by C1-C16	

Note: Power up with LE=1 provides normal parallel operation with C1-C16, and PUP1 and PUP2 are not active.



Figure 17. Serial Interface Timing Diagram




Table 7. 5-Bit Attenuator Serial Programming Register Map

	B5	B4	В3	B2	B1	В0
	C16	C8	C4	C2	C1	0
	↑		↑			
MSB (first in) LSB (last						

Note: The stop bit (B0) must always be low to prevent the attenuator from entering an unknown state.

Figure 18. Parallel Interface Timing Diagram




Table 8. Serial Interface AC Characteristics

 $V_{DD} = 3.0 \text{ V}$, $-40^{\circ} \text{ C} < T_A < 85^{\circ} \text{ C}$, unless otherwise specified

Symbol	Parameter	Min	Max	Unit
f_{Clk}	Serial data clock frequency (Note 1)		10	MHz
t _{ClkH}	Serial clock HIGH time	30		ns
t _{ClkL}	Serial clock LOW time	30		ns
t _{LESUP}	LE set-up time after last clock falling edge	10		ns
t _{LEPW}	LE minimum pulse width	30		ns
t _{SDSUP}	Serial data set-up time before clock rising edge	10		ns
t _{SDHLD}	Serial data hold time after clock falling edge	10		ns

Note:

 f_{clk} is verified during the functional pattern test. Serial programming sections of the functional pattern are clocked at 10 MHz to verify f_{clk} specification.


Table 9. Parallel Interface AC Characteristics

 V_{DD} = 3.0 V, -40° C < T_A < 85° C, unless otherwise specified

Symbol	Parameter	Min	Max	Unit
t_{LEPW}	LE minimum pulse width	10		ns
t _{PDSUP}	Data set-up time before rising edge of LE	10		ns
t _{PDHLD}	Data hold time after falling edge of LE	10		ns





Figure 19. Package Drawing



EXPOSED PAD 🛕

⊕ 0.10 ⊕ C A B





DETAIL A

- 2. Coplanarity applies to the exposed heat sink slug as well as the terminals.
- 3. Dimensions are in millimeters.



Figure 20. Marking Specifications



YYWW = Date Code ZZZZZ = Last five digits of PSC Lot Number

Figure 21. Tape and Reel Drawing

